

THE NEW YORK PUBLIC LIBRARY

[c2] The OCLA system of claim 1, further comprising:

- a first signal path transferring a clock signal from said host unit to said data capturing unit; and
- a second signal path transferring said control signals from said host unit to said data capturing unit and transferring said captured data from said data capturing unit to said host unit.

[c4] The OCLA system of claim 1, wherein said data capturing unit comprises:

- a control unit controlling operations of said data capturing unit in response to the control signals from said host unit;
- a buffer unit storing said data processed by said signal processing unit;
- and
- a communication unit transferring said control signals from said host unit to said control unit and transferring said data captured by said buffer unit to said host unit.

APP ID=09683091

access memory (SRAM).

[c6] The OCLA system of claim 4, wherein said control unit includes a trigger unit for monitoring said data processed by said signal processing unit to determine a current trigger mode of said OCLA system.

[c7] The OCLA system of claim 1, further comprising a user interface enabling a user to control said OCLA system and presenting said captured data to the user.

[c8] The OCLA system of claim 7, wherein said user interface is a graphic user interface (GUI).

[c9] The OCLA system of claim 7, wherein the host unit comprising:
an interface unit transferring said controls signals from said host system to said data capturing unit and transferring said captured data from said data capturing unit to said host unit; and
a memory unit storing said control signals and said captured data.

[c10] The OCLA system of claim 9, wherein said interface unit and said memory unit are implemented in a personal computer international standard architecture (PC ISA) interface card.

[c11] The OCLA system of claim 10, wherein said interface unit is implemented as a field programmable gate array (FPGA) attached on said PC ISA card.

[c12] The OCLA system of claim 7, wherein said user interface is synchronized with said host unit in a real-time basis.

[c13] The OCLA system of claim 1, wherein said data capturing unit determines which one of said plurality of memory blocks is active based on an internal chip enable signal of said single chip device.

[c14] The OCLA system of claim 1, wherein each unit of said control signals comprises:

- a data portion designating at least one mask value, a match value and a trigger mode; and
- a command portion designating a current operational mode to be



- # Don't Let It Happen Again

a first chip pin for providing a serial data path between said single chip device and said host unit; and
a second hip pin for providing a clock signal path between said single chip device and said host unit.

[c21] The single chip device of claim 17, wherein said OCLA unit comprising:
a control unit for controlling operations of said OCLA unit in response to control signals from said host unit;
a buffer capturing data processed by said signal processing unit; and
a communication unit for transferring said captured data between said VHDL macro and said host unit.

09683091-11601